Advanced microcontroller bus architecture (AMBA) is a well established open specification for the proper management of functional blocks comprising system-on-chips (SOCs). A Memory Controller is designed to cater to this problem. This design presents an intellectual property (IP) for inter-Advanced peripheral bus (APB) protocol. The Memory Controller is a digital circu it which manages the flo w of data going to and fro m the main memo ry. It can be a separate chip or can be integrated into the system chipset. This paper revolves around building an Advanced Microcontroller Bus Architecture (AMBA) co mpliant Memory Controller as an Advanced High-performance Bus (AHB) slave. The work involved is of APB Protocol and its slave Verification. The whole design is captured using VHDL, simulated with ModelSim and configured to a FPGA target device belonging to the Virtex4 family using Xilin x.
INTRODUCTION
In the realm of processing, these elements perform different tasks in order to realize an overall solution. Consider a set-top box for television (TV) sets as an example [1] . A set-top box must generate inputs for a part icular television channel fro m the received digital satellite signal. The entire process incorporates several phases. The first is to split the incoming digital signal into its component video and audio data streams. The next phase is to convert the video data stream into its actual television signal. Also, the audio data stream has to be changed into audio signal for the TV set. Besides, an additional job to look after will be to handle the user input for changing the channel when the remote control will be pressed. All these operations have to be completed not only simu ltaneously but within a certain time frame. The cost of not accomplishing these within the stipulated time frame or deadline will be manifested in the form of b lank screen or audible noises. This is obviously unacceptable and hence, it is necessary to always deliver the data within real-t ime deadlines. The needed computational elements here will be either general-purpose or special-purpose processors (such as signal processors). Nowadays, mult itudes of these devices are integrated in the form of an SOC. A processor needs to interact with other processors, memo ries or input/output (I/O) devices to complete a task. Currently, bus systems are used to interconnect the intellectual property (IP) blocks.
Many SoCs comprise Application Specific Integrated Circuits (ASICs) that are offered by several companies. The Advanced RISC Machines (ARM) microprocessor is very popular for SoC solutions. Today it is fair to say that the ARM Embedded Technology is universally recognized as an industry standard for ASIC design for portable applications. Creat ing and applying powerful, portable and at the same time re-usable intellectual Property (IP), capable o f enhancing an ARM core is therefore of ut most importance to any ASIC design centre.
Descripti on Of Amba Ahb B us.
An AMBA AHB design may include one or more bus masters, typically a system would contain at least the processor and the test interface . However, it would also be common for a Direct Memory Access (DMA) or Dig ital Signal Processor (DSP) to be included as bus masters. The external memory interface, the Advanced Peripheral Bus (APB) Bridge and any internal memo ry are the most common AHB slaves. Any other peripheral in the system could also be included as an AHB slave. However, lo wbandwidth peripherals typically reside on the APB. incrementing bursts, which do not wrap at address boundaries; and wrapping bursts, which wrap at particular address boundaries. A write data bus is used to move data fro m the master to a slave, wh ile a read data bus is used to move data fro m a slave to the master.
Fig.2
An AMBA AHB design with three masters and four slaves.
Apb Block Di agram:
The APB is the member of the AMBA 3 protocol family which imp lements a low cost interface wh ich min imizes the power consumption and reduces the interface comp lexity. Since APB has unpipelined protocol. Therefore, it interfaces to the low bandwidth peripherals that do not demand the high performance of the pipelined bus interface. All the signal transitions are associated with the rising edge of the clock which makes it simple to integrate APB peripherals into any design flow. APB can interface with the AMBA AHB-Lite and AMBA Advanced Extensible Interface (A XI). APB can also be used to access the programmab le control reg isters of the peripheral devices. The bus only waits in the SETUP state for one clock cycle and always moves to the ACCESS state on the next rising edge of the clock. ACCESS will enable signal, PENABLE, is asserted in the ACCESS state. The write, write data signals, select, and address must remain stable during the transition fro m the SETUP to ACCESS state. ACCESS state is controls when to exit by the PREADY s ignal fro m the slave.
These are the conditions one is if PREADY is held LOW by the slave then the peripheral bus remains in the ACCESS state another is PREADY is driven HIGH by the slave then the ACCESS state is exited and the bus returns to the IDLE state if no more transfers are required after that it will start the same cycle.
Fig6: RTL Schematic d iagram o f APB Master Slave
Burst.
Write cycle
At T1, a write transfer starts with PADDR, PWDATA, PWRITE, and PSEL, being registered at the rising edge of PCLK. It is called the SETUP cycle. At the next rising edge of the clock T2 it is called ACCESS cycle, PENA BLE, and PREADY, are registered. When asserted, PENABLE indicates starting of Access phase of the transfer. When asserted, PREA DY indicates that the slave can complete the transfer at the next rising edge of PCLK. The PADDR, PWDATA, and control signals all remain valid until the transfer co mp letes at T3, the end of the Access phase. The PENA BLE, is disabled at the end of the transfer. The select signal PSEL is also disabled unless the transfer is to be fo llo wed immed iately by another transfer to the same peripheral. 
Read cycle
During read operation the PENABLE, PSEL, PADDR PWRITE, signals are asserted at the clock edge T1 (SETUP cycle). At the clock edge T2, (ACCESS cycle), the PENA BLE, PREA DY are asserted and PRDATA is also read during this phase. The slave must provide the data before the end of the read transfer. 
Simulati on Results
Fig6: simu lation result for amba apb master slave burst.
II. CONCLUSION
This paper gives an outline of the AMBA bus architecture and explains the APB bus in detail. The design has taken care of balance between area overhead and speed. The read write operation is accomplished with zero wait states from the external ROM and the write operation with zero states to the external RAM. The APB bus is designed using the Verilog HDL according to the specification and is verified using Xilin x.
